Completed cache control logic to account for back-to-back RD/WR cycles.
Updated the cputest SW to test these sequences.
Enlarged the code TCM default size to make room for growing code.