Basic pipeline communication established.

Stages pass off instruction finished in previous cycle to next stage.
PC register seeds itself with the first value in the inst obj file.
Setup basic pipeline execute interface.
Added empty inst.1 and data.1 files for rudimentary testing.
Merge branch 'master' of github.com:jenzie/smartest