Updated VHDL based on the Diamond VHDL counter template... still getting a cryptic "Done: error code 9" during synthesis.