updated pin layout to better utilize primary GPIOs