add more languages

Verilog uses the "vl" and "v" extensions