Rearranged so that generated VHDL comes out all together.