USB 2.0 Host Controller in SystemVerilog