Revert "ivl: Allow to initialize variables with other variables (since Verilog-2001)."

This reverts commit 610ca95cbede2bc2ebe31ed01b79f4c6b583f496.
It turns out that the new feature is actually a bug.
Merge branch 'master' into vec4-stack