A (very) simple model of a time multiplexed memory hierarchy including a shared bus, pipelined cache, and a memory controller. This was used to study the interaction between these resources when the bus and memory controller are both time multiplexed to prevent timing channel attacks. It includes simulated annealing and hill climbing optimizers to explore the design space of time quanta.