Main simulator, interconnect, memory commit

Base algorithm for simulator, memory classes, interconnection network
classes
Memory, interconnect commit

Uniprocessor memory architecture tests and functionality