Verilog stuff done