Fixing Manifest.py include_dir for xge_mac verilog include. Modify xge_mac utils and CRC files to avoid global declaration not allowed in Verilog 2001
Merge branch 'syn' of https://github.com/adrianf0/xUDP into syn
simulation seems
SV Simulation seems to run.