verilog: Include define argument with equal sign in tests

This scenario could make the parser enter an infinite loop in an older version.
Include test to guarantee that the bug is not reintroduced.
Merge pull request #137 from vhda/verilog/define-with-equal

verilog: Include define argument with equal sign in tests