Removing automatic addition of common-verilog files
Changing to interface declaration in module port declaration.