Fix address offsets in generated VHDL.
Start working on optimization for writes.