Adding wr fsm and fifo counter.
Adding read control fsm. Now the fifo should be complete and ready for testing.