Add: VHDL file passing Analysis.