Fix FIFO VHDL generation.