include BSVDIR/verilog in all builds, not just Zynq
intermediate stage for moving MMCM from xilinx_x7_pcie_wrapper.v to XbsvXilinx7Pcie.bsv