add Setup units to make clean
add a memory controller
move chisel stuff into separate directory
add a memory test for FPGA
add a ready signal to memory controller
add a delay between reading from register and waiting for memory write to finish
verify memory controller