added input/output bus widths
finished first draft scalar reg file
removed random test wire
started VADD module
testing Merge branch 'Max' into Matt