flat system synthesis with lvt 60%
sysclk period 1ns
clock uncertainty 200ps