Added the notion of flags in order to simplify the
generation of "reactive" hardware that interacts
asynchronously with its environment.
Some more progress towards support for System ports..
Got rid of a problem case in defining a constant (for Xilinx xst 14.2).
Added tutorial. Also fixed a bug in writing the VHDL test-bench.