Start to add support for zynq. Add RAM128x1D primitive and modify memory instantiation to support the RAM128x1D ports.