Documented Verilog UART