Submit the first complete implementation

Directories
 - rtl         ... contains MC6502 implementation
 - tb          ... contains test benches that can run with iverilog
 - third_party ... git submodules, tvcl for simulation model

Simple testbenches work, but it isn't verified well yet.