Debugged half adder test case and all tests pass.
We can now produce basic verilog code.