Converted independent read and write signals to combined RW (read 0,
write 1). Changed timings in procesor and chips to reflect this change
Added abstract class for slave readwrite chips