I've been using VHDL quite a bit more this semester than Verilog. I'd say I'm more familiar with VHDL at the moment.