The 'standard' VHDL libraries are a major PITA
Did 2nd part, but it seems wrong.