flat system synthesis with clocks and reset unit modified
DC timing report and PT timing report submitted along with netlist/sdc/spef and dc save session
Merge branch 'master' of github.com:abhibitsg/Vlsi2Sp14