Major commit: first-pass debugged (synthesis) Address_Translation

Speeds: 424/457/500
Culprit likely Basic_Block_End, fed by unpipelined Control Memory output
Surprisingly, register re-timing not happening. Will do manually.
Manifests mostly as long delay between MLAB wraddr reg and ALUT.
Still needs assembler support for proper simulation testing.