Per-FPGA image

This series of changes attempts to harden the top-level FPGA design for each SpiNNaker FPGA instead of using a signal and lots of multiplexers.