Fix reset handling in modelsim testbench.
Since core reset is syncronized, need at least one clock transition while it is asserted.