exynos: Fixes and mess cleanup
drivers: media: Fix compile warnings and cleanup

Conflicts:
	drivers/gpu/mali400/r3p2/mali/common/mali_kernel_mem_os.c
	drivers/gpu/mali400/r3p2/ump/linux/ump_osk_low_level_mem.c
	drivers/media/video/samsung/mali/platform/orion-m400/mali_platform_dvfs.c
drivers: video: Fix compile warnings and cleanup

Conflicts:
	drivers/video/samsung/mdnie.c
	drivers/video/samsung/s5p-dsim.c
drivers: power: Fix compile warnings and cleanup
drivers: input: Fix compile warnings and cleanup

Conflicts:
	drivers/input/keyboard/cypress/issp_main.c
drivers: mmc: Fix compile warnings and cleanup

Conflicts:
	drivers/mmc/core/quirks.c
drivers: misc: Fix compile warnings and cleanup
drivers: usb: Fix compile warnings and cleanup
drivers: Fix general compile warnings and cleanup

Conflicts:
	drivers/staging/zram/zram_drv.c
ARM: cache: assume 64-byte L1 cachelines for ARMv7 CPUs

To ensure correct alignment of cacheline-aligned data, the maximum
cacheline size needs to be known at compile time.

Since Cortex-A8 and Cortex-A15 have 64-byte cachelines (and it is likely
that there will be future ARMv7 implementations with the same line size)
then it makes sense to assume that CPU_V7 implies a 64-byte L1 cacheline
size. For CPUs with smaller caches, this will result in some harmless
padding but will help with single zImage work and avoid hitting subtle
bugs with misaligned data structures.

Signed-off-by: Will Deacon <will.deacon@xxxxxxx>
exynos: tmu: Fix warning and silence spam