RTS fengine mods

Control register reduced to single.
Single status register (with debug_status for detailed debugging)

Attempt to create common interface for corr2 infrastructure