allow silkscreen box to be omitted on DIP/SIP
fix bug causing plated and non plated holes to be swapped
add DDR3 FBGA96, Xilinx CLG225, CLG400
add attribute to vias in thermal pads to force plane connection to solid
Merge remote-tracking branch 'upstream/master'