will be testing a iverilog simulation
add ram
try an add mul using ram for left & right and result