Updated FPGA pin layout