[verilog mode] Addressed indentation issue

Blocking indentation for import/export keywords