added hier test
working hdl_gen
Merge branch 'master' of github.com:sanjeevs/verilog_gen