Changed clock signals for fifos
Changed fifos to alt megafunctions
Finished UART FUCK YEAH
Merge UART-Interface with master