Added flags to eliminate $random() during synthesis for ROM generation
Merge branch 'master' of https://github.com/ucb-bar/chisel

Conflicts:
	src/test/resources/DelaySuite_ROMModule_1.v
Fixed ROM test with cleaned-up Verilog generation