FIFO rd change (Thanks Zephyrr), Initial SI24R1 support

- Using status register is faster to read TX FIFO status - Zephyrr (GitHub)
- Fixed typo on FLUSH_RX cmd
- Added support for pwr levels on SI24R1 chips with smaller code
Small fix before pushing last commit

- fixed mistake with changes to setPALevel prior to pushing