Final README

Added remaining sections, all modules, testing, conclusion, as well as images for clarity and VHDL code segments.