These were made for the class
Test bench files
Project files changed a bit
Forgot to add this version
Changed baud rates around
Python script for sending a counter to the FPGA
Main UCF file
Tinkering