lets keep things simple. removed non existent 7th bus speed from l2 cache , added a faster bus speed and reworked the whole frequency table for underclock below 384khz and overclock up to 1.7ghz