An entire 32-bit Arithmetic Logical Unit implemented in Verilog HDL.