new top module

removed schematic. Aaron saved locally.
created new top module using verilog. Synthesizes but not correctly.
Logic for branch has not been added