Fix for Verilog generator

Now unit-tests should work correctly.