added second transceiver bus interfaces
commented DDR interfaces for clarity