CAN Verilog HDL module implementation