Seems OK to co-exists with cad/verilog.
Seems OK to co-exists with cad/verilog, Makefile has to be adjusted.